The most widely used open-source field programmable gate array (FPGA) placement and routing tool is the Versatile Packing, Placement and Routing (VPR) software developed at the University of Toronto, Canada. VPR calculates area and timing using target FPGA architecture and physical information. However, it cannot be used in FPGA IP design efficiently for two reasons. First, VPR cannot directly support most newly developed FPGA architectures, and modifying the C-coded VPR so that it can be used to evaluate a number of new architectures is time consuming. Second, the accuracy of the VPR performance results is inadequate for the evaluation of a complete FPGA IP in a design that targets the production of LSI. We propose an FPGA design framework that is focused on improving FPGA IP design efficiency. A novel FPGA routing tool is developed in this framework, namely the EasyRouter which uses the C# language. When an object-oriented programming method is used, there is less source code and it is easier to manage compared to VPR, thus shortening the development time. By using simple HDL code templates, EasyRouter can automatically generate the entire HDL code for a chip and the configuration bitstream. With these files, the FPGA IP can be evaluated with commercial VLSI CAD systems with high accuracy and reliability.
Introduction
Embedded systems play an increasingly important part in electronic products. In particular, system-on-a-chip (SoC) technology has developed rapidly. A variety of functions can be implemented by embedding various hard IP cores in a single silicon die. However, a new product must be fabricated with an entirely new mask. Even if only small changes are made to a product to improve functionality, a huge cost is incurred. The embedded field-programmable gate array (FPGA) IPs can be used to solve this problem because of their programmability after manufacture. Figure 1 shows an image of SoC with embedded FPGA IP. The logic function of an FPGA IP can be changed rapidly by downloading a configuration bitstream of soft IPs. One SoC product can easily be used for different applications by implementing functions that need to be renewed frequently or customized on an embedded FPGA IP core. There is no need to fabricate a new chip for minor function changes, thereby saving the cost of the mask. We will focus on such FPGA IP design in this paper.
Xilinx and Altera have released their programmable SoC products [1] , [2] . A powerful ARM-based processor and FPGA fabrics are integrated into one chip to reduce power, cost, and board size. However, the FPGA IP cores from these companies are not provided to other SoC designers. Menta is providing domain-specific synthesizable and hard macro eFPGA core IPs [3] . However, Menta's CAD tools are only designed for their commercial eFPGA IPs. Therefore, CAD tools and a design flow for FPGA IP research and design are necessary. The Verilog-to-Routing (VTR) project is a well-known FPGA design flow [4] in academic researches. The placement and routing (P&R) tool, the Versatile Packing, Placement and Routing (VPR) software developed at the University of Toronto, Canada [5] , in this flow is directly related to the physical architecture of the FPGA. However, VPR cannot be used directly in FPGA IP design for two reasons. First, the VPR cannot directly support most newly developed FPGA architectures such as the three-dimensional (3D) FPGA and hierarchical routing topology. Second, most of the FPGA IP design needs to be implemented with standard cells using the VLSI back-end design flow. The simple evaluation model built into VPR cannot provide acceptable accuracy for delays in FPGA IP design. Further, VPR does not provide any function that links FPGA design flow with commercial VLSI CADs.
The contribution of this paper is to propose an FPGA design framework that specifically improves the design efficiency of FPGA IP for SoC. The FPGA IP that produced by the proposed framework can be directly adopted in SoC design flow as an IP core. In order to solve the two identified problems of VPR, we need to develop a simple and automatic FPGA IP design framework that combines FPGA design tools with commercial VLSI CADs.
The remainder of this paper is organized as follows. Section 2 introduces related FPGA design tools and design flows. The novel router tool EasyRouter is introduced in Copyright c 2013 The Institute of Electronics, Information and Communication Engineers Sect. 3. Section 4 describes the proposed FPGA IP design flow. In Sect. 5, we first compare the performance of EasyRouter with the conventional VPR and then discuss the evaluation method and evaluation results for the proposed flow. Finally we show the simplicity and expandability of EasyRouter with a 3D-FPGA case study. Conclusions are given in Sect. 6.
Related Work

FPGA Design CAD Tools
Xilinx ISE [6] and Altera Quartus [7] are commercial CAD tools used to implement circuits on their FPGAs. On the other hand, open source design flows like VTR project [4] are used for academic FPGA researches. The VTR project ( Fig. 2) consists of the placement and routing tool VPR [5] , the synthesis tool ODIN II [8] , and technology mapping tool ABC [9] . VPR [5] is the CAD tool that directly related to the FPGA physical architecture.
Because VPR cannot be used for unsupported architectures, many other FPGA design frameworks have been developed for various devices. Grant et al. [10] employed a typical FPGA design flow together with a new placing, routing, and scheduling tool for their coarse-grained architecture. Ababei et al. [11] and Miyamoto et al. [12] proposed design flows for a 3D-FPGA. The authors of [11] developed their TPR on the basis of VPR 4.0, while those of [12] used a modified VPR for 3D-FPGA.
Issues of Traditional Design Flows
We now discuss the issues of VPR since it is directly related to the physical architecture of the FPGA. VPR 6.0 offers the combination of timing-driven packing, new architecture description file support, and other new features. However, it has two issues for FPGA IP design:
First, the description-file-based architecture definition method provides flexibility for various logic block structures. However, the flexibility of routing structure is still Fig. 2 Flow in the VTR project [4] .
limited to the supported island style architectures. For much of our research, such as on a 3D-FPGA, we have to modify the VPR to implement various routing architectures. It consumes considerable development time to master, modify, and debug the C-coded VPR.
Second, the VPR is integrated with a simple delay model to facilitate timing-driven routing and post-routing timing analysis. The final timing report consists of the logic and routing delays, which are calculated in different ways. Therefore, although the relative values of VPR delay results can fairly evaluate FPGA architectures, the absolute value has low accuracy. For FPGA IP design, an accurate entire chip static timing analysis (STA) with a standard cell library is necessary.
EasyRouter
We propose a novel EasyRouter to solve the issues discussed in Sect. 2.2. Based on the similar routing and reporting functions of VPR, EasyRouter has some improved features. First, we developed EasyRouter in C# language on the .net framework with full object-oriented programming coding style. This reduced the amount of code and complexity, making it easier to understand and modify. Owing to the benefits of the open-source Mono runtime environment [13] , EasyRouter can be executed in most operating systems. We then developed a script-based architecture definition mechanism by considering the code file itself to be the architecture definition file. The mechanism offers users maximum flexibility in implementing new architectures. Finally, we developed HDL codes and bitstream generation methods to facilitate the evaluation of the designed FPGA using commercial VLSI CADs. In this section, we introduce the structure of the proposed EasyRouter. Post-routing device implementation and performance analysis are introduced in Sect. 4 .
The block diagram of EasyRouter is shown in Fig. 3 . EasyRouter consists of a routing-resource graph (RRGraph) Fig. 3 EasyRouter block diagram. building block, routing block, bitstream generation block, HDL codes generation block, and report generation block. The core blocks of a router are the RRGraph building block and the routing block. The routing block implements the conventional breadth-first path finder algorithm, which routes all nets according to a given RRGraph. The routing block is architecturally independent. Therefore, to make the router suitable for new architectures, we need to improve the RRGraph builder. We now describe each of the blocks in detail.
RRGraph Building Block
The RRGraph describes the target FPGA architecture with routing resources (nodes) and their connection relationships [14] . We describe the RRGraph with a graph data structure. Each routing resource in the RRGraph is called an RRNode. The RRGraph is a collection of all necessary RRNodes. Figure 4 shows the mapping relationship between a simple FPGA tile structure and its RRGraph. RRGraph is designed in an architecturally independent data structure. In1 and in2 are logic block input pins, out1 and out2 are logic block output pins, CHANX0 and CHANX1 are routing wires on the X direction channel, and CHANY0 and CHANY1 are routing wires on the Y direction channel. Each wire and logic block pin in the left physical tile structure becomes an RRNode in the right RRGraph. Often, the input pins and output pins of a logic block are separate logically equivalent pins. This means that a router can complete a connection from the routing track to the interior of the logic block through any input pins. Similarly, any output pin can be used to complete a connection from interior of the logic block to the routing track. In Fig. 4 , in1 and in2 are logically equivalent, and out1 and out2 are logically equivalent. This logical equivalence in the RRGraph is often modeled by adding a virtual source (VSource) at which all nets begin, and virtual sink (VSink) nodes at which all net terminals end. This simple one-tile example is used to explain how a physical structure is mapped in the RRGraph. For a realistic FPGA, the RRGraph consists of the RRNodes of all the tiles.
Next, we compare the architecture definition methods of VPR and EasyRouter. VPR reads an architecture file to generate an RRGraph. The architecture-description-file based architecture definition method has its limits. When implementing a high-flexibility-file-based architecture definition, the RRGraph generation codes are highly complex. Therefore, we abandoned the XML based architecture description file of VPR and used the C# script file itself as the architecture description file, which was designed to be more generic to implement various FPGA architectures. As Fig. 3 shows, the RRGraph building block reads the FPGA architecture script file to generate an RRGraph. The actual architectural dependent codes such as architecture and physical parameters setup, netlist and placement files import, and RRGraph building are implemented in the RRGraph generation script files. The architecture and physical parameters setup block sets parameters of one FPGA architecture like the VPR architecture file does. New FPGA architecture can be implemented by modifying the RRGraph building block. The architecture script only returns architectural independent RRGraph to the routing block. The dynamic script support is implemented with the Dynamic Language Runtime (DLR) of the .net framework. With this feature, the FPGA architecture to be evaluated by EasyRouter can be changed by switching the RRGraph generation script input file.
Therefore, new FPGA architecture can be implemented easily using the EasyRouter. When evaluating many architectures, it is easy to switch between them without recompiling the main EasyRouter program.
Routing Block
EasyRouter implements a conventional breadth-first pathfinder routing algorithm [14] , [15] . The timing-driven algorithm is not considered at this stage because the timingdriven algorithm can improve delay of routing result when implementing customer circuits, however, it is not necessary for FPGA scale exploration and implementation. We will provide timing-driven router to improve delay of the customer circuit implementation in the future. The routing algorithm and parameters are the same as those implemented by VPR. For example, we have implemented bounding box based routing area limitation and set default bounding box factor of three [15] . We note that the most executed codes pertain to operations of the routing-resource heap (RRHeap). RRHeap is an implementation of a heap sort. In fact for a given algorithm, the performance of a router is mainly decided by the efficiency of the heap sort operations. The performance comparison of RRHeap in EasyRouter and VPR will be given in Sect. 5.1.
HDL Codes Generation Block and Bitstream Generation Block
As previously discussed, the FPGA IP design requires the developed device to be evaluated with great accuracy using commercial VLSI CAD tools. The key problem is how to efficiently link the academic FPGA design flow with the commercial VLSI CAD tools. In the conventional implementation method, all HDL codes are written manually af-ter the architecture is determined. However, according to our knowledge, if the architecture is to be changed, especially the routing part, a large number of HDL codes need to be modified and tested. On the other hand, an application configuration bitstream is also necessary to evaluate the target device. Researchers commonly write their own scripts to generate the logic and routing part bitstreams according to the netlist file and routing results. For FPGA IP designs, these steps are very time consuming and may need to be repeated frequently. Moreover, it is necessary to evaluate various architectures simultaneously. Therefore, architecture exploration and evaluation of the flow should be efficient, fast, and automatic.
We developed EasyRouter using all the FPGA HDL codes and the user circuit configuration bitstream generation functions to solve this problem, since the routing algorithm stores a large amount of architecture information that can be used to generate HDL codes and bitstreams. When EasyRouter operates in the evaluation mode, the channel width (CW) and array size, which are input parameters, are fixed. Using the netlist file, placement result file, HDL codes templates, and architecture parameters, EasyRouter can generate all the FPGA HDL codes and an application bitstream. The HDL codes and bitstream consist of a logic part, routing part, and hard blocks. The HDL codes and bitstream of hard blocks (if required) need to be prepared manually since we discuss only the common parts of FPGA design in this study.
First we introduce HDL code generation. The logic part contains three levels of codes: the logic cell, basic logic element (BLE), and logic cluster (with a local connection block). For most FPGA architectures, these structures are homogeneous for all reconfigurable tiles. Therefore, the logic components of HDL codes can easily be prepared manually. The routing components of HDL codes are generated automatically with simple templates. The template consists of the structure of the switch box (SB), connection block (CB), and I/O block (IOB). The final routing HDL codes are generated according to the channel width and other routing parameters such as Fc in, Fc out and Fs [14] . Routing resources and their connections can be generated automatically according to the information maintained in the RRGraph of the router.
Next, we discuss bitstream generation. The logic element bitstream consists of the logic cell lookup table (LUT) and the configuration memory bit of the output multiplexer. The output multiplexer selects the output of the BLE directly from the LUT or through a register [14] . The logic element bitstream is generated according to the netlist after technology mapping. The routing bitstream contains configuration memory values of the SB, CB, LCB, and IOB, which are generated according to the actual routing results.
Report Generation Block
The report generation block exports routed circuit information on the target device as the final execution stage of EasyRouter. The device array size, minimum channel width, the quantity of all routing resources, and the number of used routing resources are included in this exported report. These data are derived directly from a routed RRGraph, and are useful for device performance analysis.
Moreover, area and delay performance can be calculated from the physical information of one FPGA tile, because common FPGAs are composed of tiles of the same structure. We first lay out a tile structure with VLSI design flow and obtain its area. The device area can be obtained from the product of the tile area and ArrayS ize× ArrayS ize. We then perform timing analysis using a simplified tile delay model. In the simplified tile delay model, we extract some representative paths such as SB to SB, Channel to LB, and BLE input to output, and set their delay to values according to tile STA results. The critical path and its delay are obtained from the timing analysis using the routed RRGraph and these represent delays of the paths. The area and delay performance analysis at this stage is less accurate. However, it is fast and has sufficient precision for architecture exploration. We will prove this in Sect. 5.2. When evaluating large devices or special VLSI technology (such as 3D-VLSI) that cannot be implemented easily, this fast performance analysis method can be used.
Proposed FPGA IP Design Flow
Conventional FPGA architecture exploration and implementation processes involve two separate flows. The FPGA architecture is determined by academic FPGA design flows. However, in the implementation phase, commercial VLSI design flows are used which gives rise to two problems. One is that the academic design flow cannot provide high accuracy area, delay and power estimates. The other is that if design defects are found in the VLSI design phase, then it is necessary to restart from the FPGA design flow and a large number of HDL codes needs to be revised.
We propose an FPGA IP design flow that combines the FPGA and VLSI design flows, to solve the above problems. The proposed FPGA IP design flow consists of three parts: the conventional FPGA design flow, VLSI back-end design and analysis flow and novel HDL codes, and a configuration bitstream generation tool, the EasyRouter, to bridge the two flows. By employing the proposed IP design flow, architecture exploration can be performed with high accuracy and within a reasonable execution time.
FPGA Scale Exploration
Since the FPGA IP core has limited on-chip area, FPGA scale exploration is necessary. The objective of FPGA scale exploration is to find a rational FPGA tile array size and routing channel width by implementing application circuits.
FPGA scale exploration is performed with conventional academic FPGA design flows. Figure 2 shows a typical FPGA CAD flow for FPGA scale exploration with VTR [4] . The synthesis tool ODIN II reads and optimizes an HDL-described application circuit. The output of ODIN II is a Blif netlist as it is the standard format used to pass circuit information between academic FPGA tools. Blif format circuits (ex. MCNC benchmarks) can be directly inputted into ABC. The technology mapping tool ABC maps the netlist logic circuits into FPGA logic elements, which are typically k-input LUTs. In the case of VPR 6.0, the logic elements are first packed into clusters. The clustered logic blocks are then placed in an n × n tile array. Finally, we use EasyRouter to make the connections for the I/O pins of all logic circuits and I/O ports of the FPGA IP. Figure 5 shows how we link EasyRouter with VTR to perform FPGA scale exploration. Placement and routing are performed ten times for each circuit since different seeds (from 0 to 9) of the simulated annealing placement algorithm generate different placement solutions. The routing result for each circuit is the average of the results of ten placement seeds.
During the FPGA scale exploration step, EasyRouter can find the minimum-channel-width for each circuit with the channel width (CW) exploring mode. The minimumchannel-width represents the least routing resources for a successful routing of target circuits. We then select the largest minimum-channel-width and array size of all circuits as max channel width and max array size, which represent minimum necessary FPGA scale to implement all circuits. Finally, in order to provide sufficient resources for customer applications, the target FPGA channel width and array size are set to 1.2 times the max channel width and max array size.
FPGA IP Design and Performance Analysis with Commercial VLSI CADs
After the architecture is determined, we run EasyRouter in the evaluation mode to generate the device HDL codes and each circuit's bitstream, which is shown in Fig. 6 . When all the FPGA HDL codes and an application bitstream are generated, we can start the back-end design with commercial VLSI design CAD tools. Back-end design flows differ according to the technique used and the researcher's design experience. However, in general, the steps shown in Fig. 6 are necessary. Details of our implementation method will be provided in Sect. 5.2. Some features of FPGA back-end design should be mentioned here. First, the common FPGA architecture consists of several repeated tiles and IOBs. The hierarchy design method is recommended. Second, a large number of combination loops exist in the FPGA design. The timing loops will adversely affect the timing analysis for all CADs and should be broken. One method is to use the set disable timing command to break any potential loops, another is to import a bitstream with a set case analysis command.
Fast Performance Analysis with EasyRouter
The full back-end design of a large scale FPGA device is an intensely time consuming process. On the other hand, special VLSI process devices such as the 3D-FPGA cannot presently be implemented easily because of the lack of available CADs support and process technology. For these reasons, the evaluation flow presented in Fig. 6 is not applicable. Therefore, we developed a fast performance analysis function for EasyRouter to evaluate these devices. Figure 7 shows the flow when using EasyRouter for fast performance analysis. When the target device architecture is determined with the method described in Sect. 4.1, we can make HDL code for one tile of the target device. We then implement the one tile HDL code with VLSI design flow and obtain the physical information such as area and delays of representative paths, as shown in Fig. 7 (a) . Finally, as shown in Fig. 7 (b) , in the fast performance analysis mode with this physical information, EasyRouter executes the area reports and timing results.
Evaluation
In this section, we first report on the performance of EasyRouter, which include the execution time and minimum channel width for each benchmark. We then evaluate the proposed post-routing performance evaluation flow with a homogeneous FPGA case study. Finally, we show the expandability of EasyRouter with a 3D-FPGA case study.
EasyRouter Performance Evaluation
Evaluation Conditions
In this evaluation, we compared the execution time and minimum channel width of EasyRouter and VPR. The target FPGA architecture used was the conventional island style FPGA that is supported by VPR. The LUT size was four, and there were four logic elements in one logic block. The number of input pins in one logic block was 10 [14] . The SB structure was the Wilton type. We used unidirectional one segment wires for the routing tracks. The parameter Fc in was set to 0.5, while Fc out was set to 1.0.
The evaluation was performed on a machine with an Intel Xeon X5470 cpu and 32 GB memory. The operating system was CentOS 5.8. VPR was compiled with gcc 4.1.2, and EasyRouter was run on Mono-2.10. To make fair comparisons, we used an RRGraph compare program to ensure that the RRGraph structures generated by EasyRouter and VPR were the same.
Evaluation Results
The most time-consuming function of a router is the heap sort. We tested the same heap sort algorithm in C and C#. The basic test operation involves adding numbers from 0 to 999,999 to a min-heap and then deleting it to empty from the top. The basic test operation was repeated for 30 times. Then we compared the execution time for the two implementations. The results showed that the C# implementation was around 5.0 times slower than the C implementation, because of the performance difference of C# and C language. This implies that when implementing a given routing algorithm, the C# program will be at least 5.0 times slower than the C program.
We evaluated the execution time of 17 benchmarks, as shown in Fig. 8 . The results were normalized by the execution time of VPR. According to the results, EasyRouter was 8.4 times slower than VPR on average. However, for large circuits like frisk, pdc, and clma, EasyRouter was about 5 times slower. This is because for large circuits, the heap sort operations dominate the execution time to a greater extent. We examined the s298, alu4, and pdc circuits, and the cpu instruction sampling results showed that the execution time ratio of the heap function were 65.8%, 76.1%, and 83.2%. Therefore, for large circuits, the execution time overhead of EasyRouter was close to the performance difference between the C and C# implementations. Figure 9 shows the minimum channel widths of EasyRouter and VPR. We can see that the routing performance of both tools were similar. A reason the channel width of both differ in some circuits, is that during the RRGraph searching step, the expansion order of the RRNode with the same cost value will influence the routing results. However, because of this, the influence of the minimum channel width was only about a factor of two (the minimum change step for unidirectional routing architecture). Therefore, EasyRouter has a capability that is almost identical to that of VPR.
Post-Routing Performance Evaluation
In this section, we first introduce the target FPGA architecture we used for the post-routing performance evaluation and then describe the evaluation conditions and provide details of the implementation method. Finally, the evaluation results and results of a comparison with the conventional VTR system are given.
Target FPGA Architecture
We employed homogeneous FPGA architecture [16] for the evaluation, as shown in Fig. 10 . In this device, all tiles have the same structure, unlike the island-style FPGA architecture [14] , which is composed of several types of different tiles. Therefore, the homogeneous FPGA architecture can be easily produced and tested. We developed the P&R tool for the homogeneous FPGA using VPR 5.0. The details and performance of this architecture have been described in a previous paper [16] . As shown in Fig. 10 (a) , the device used for the evaluation contains two types of block, the tile and the IOB. The tile consists of an SB, CB X, CB Y, and an LB. The IOB connects the IO pins to routing channels with programmable switches. The LB contains an LCB and a logic cluster which consists of four clustered BLEs with a 4-LUT cell. Other parameters of the target device are listed in Table 1 .
Evaluation Conditions
The device was designed using e-Shuttle 65 nm CMOS technology. The functional simulation tool was ModelSim 6.5b. The design was synthesized with Synopsys Design Compiler F-2011.09-SP2. The layout was performed using Cadence EDI system 10.13. We checked the gate level netlists outputted from the Design Compiler and EDI with Formality A-2008.03-SP3. Finally, the STA was performed with PrimeTime F-2011.12-SP1.
For the comparison, the area and delay physical parameters of VPR were derived in the same flow and technology process. A tile of the target FPGA was synthesized and layouted with the same back-end design flow. The tile area was derived from the GDS after layout. Delays within the LB were extracted with the STA. The wire RC model were analyzed with the HSpice. All physical parameters were written into the architecture file in the VPR format.
Implementation Method
The common design flow is described in Sect. 4. Because the FPGA IP designs have limited die size, we used a device array size of 15 × 15 to introduce the generation of HDL codes and bitstreams, and post-routing evaluation methods. We selected the six circuits from the 20 largest MCNC benchmarks to evaluate the target device, because they can be implemented with a target device of array size of 15 × 15.
We implemented the target device with the Verilog HDL language. Figure 11 shows the hierarchy of the Verilog files. The source code management followed the device hierarchy shown in Fig. 10 . The Device de f file defined device parameters that were used by other files and defined the data width corresponding to a channel width, the configuration bit width of modules, etc. The CONF FF s provided a configuration module for all reconfigurable modules. The MUXes file defined all the multiplexers used in the design. The darker blocks were generated by EasyRouter with a simple template that enables the final device HDL codes to be generated with given channel width and array size parameters.
We used a simple 2-bit full adder circuit to test the validity of the previous flow. A Verilog-coded 2-bit full adder was synthesized with ODIN-II, mapped with ABC, clustered and placed with VTR, and finally routed with EasyRouter. EasyRouter generates device Verilogs and bitstreams of the benchmarks. We then used ModelSim to perform functional simulation with device Verilogs and the bitstream of the adder circuit. After we successfully obtained the expected simulation results, we passed the Verilogs and bitstream to the back-end design flow.
The first step was the synthesis. We employed the bottom-up hierarchy design method with the Synopsys Design Compiler. The tile and the IOB blocks were firstly compiled using a clock of 100 MHz, with the uniqui f y command. The gate level Verilog and timing constraint sdc file was then created. The module FPGA was the top level design with instances of tiles and IOBs, without logic circuits. Therefore, we read tile.gate.v and IOB.gate.v and then exported FPGA.gate.v without compile and uniqui f y commands.
The second step was the layout with the CADENCE EDI system. We used a top-bottom hierarchy design for this. First, we read FPGA.gate.v and considered the tile and IOB as a blackbox. We then created a partitioned floor plan. Subsequently, we implemented the layout of the tile, IOB and FPGA. Finally, we assembled all the hierarchies and derived the flattened FPGA level layout. Figure 12 shows the image of the device after layout. The entire FPGA Verilog and parasitic RC .spef file could be exported at this time.
Before the final timing analysis, we used formal verification to performe equivalence check of processed HDL codes with original HDL codes. Because the top level module assembled the tile and IOB modules, we only used the Formality tool to verify the tile and IOB modules. The verification was performed with the original RTL Verilog design, the synthesized design, and the design after layout. If the formal verification failed, the back-end implementation of the VLSI design flow should be reviewed as the traditional application-specific integrated circuit (ASIC) flow.
After verification was successfully performed, we used PrimeTime to perform STA. Note that the bitstream generated from EasyRouter supported the format of the PrimeTime script. All the values of registers and control signals were set with the set case analysis command. We reported the maximum delay timing between inputs, outputs, and registers. The maximum delay path and value were the critical path and critical path delay, respectively.
Evaluation Results (1) Area
The area calculation model of VPR multiplies the area of one tile by the number of tiles in the array. With an accurate tile area after layout, this module is reliable. Therefore, we only provided the physical area information of the designed target device, which is presented in Table 2 .
(2) Critical path delay Figure 13 shows the max-average-min delay values of ten placement seeds. We can see that the delay results were stable when the placement seed changed. Figure 14 shows the critical path delay calculated by the flow of EasyRouter with full FPGA VLSI back-end design and STA (Full FPGA STA), EasyRouter fast performance analysis (EasyRouter), and VPR. We believe the critical path delay of the full FPGA STA was an accurate delay value because the evaluation of commercial VLSI design flow with a standard cell library has the highest simulation accuracy in industry. The delay value accuracy calculated by VPR was 8.9 times lower than that obtained from the full FPGA STA on average. This was because the delay model of VPR was pessimistic and had low accuracy. For example, all routing segment delays were calculated with the same wire RC model. In an actual final layout, the placement was optimized and the physical delays were different. However, we can see that VPR correctly reflected the performance rela- tionship between the circuits. This shows the reliability of VPR as a fast architecture exploration tool.
The result accuracy calculated by EasyRouter fast performance analysis was 1.7 times lower than that obtained from the full FPGA STA on average. This result showed that EasyRouter improved delay accuracy 5.1 times than VPR on average. This was because, although EasyRouter used a similar pessimistic model as VPR, all representative path delays were calculated with the high accuracy STA process. On the other hand, the routing delay and logic delay of VPR was calculated with different models. Therefore, we conclude that the EasyRouter fast performance analysis method is reliable for fast high accuracy device evaluation.
3D-FPGA Case Study
EasyRouter is designed to implement new FPGA architectures easily. In this section, we show the expandability of EasyRouter by evaluating a novel 3D-FPGA architecture that was developed in previous work [17] . The new 3D-FPGA architecture script file was modified from conventional 2D-FPGA architecture script file by adding only few codes for vertical connections of 3D-VLSI technology.
We compared the area and critical path delay performance of the homogeneous 2D-FPGA [16] and the novel 3D-FPGA. Because the proposed 3D-FPGA had only two layers, in this evaluation we employed the face-down 3D stacking technique to avoid using through-silicon vias (TSVs). Figure 15 (a) and (b) shows the tile image and the detail of the proposed 3D routing architectures. The two layers in the proposed 3D-FPGA were the logic and routing layers. The tiles on the logic layer had a LB and a small part of the routing resources, while the tiles on the routing layer had only routing resources. The tiles for the two layers were designed within approximately the same area. Different from conventional 3D routing architectures with 3D-SBs, we made the 3D connections on the input and output pins of the LB. The router chose one net to be routed on either the logic layer or the routing layer.
Target 3D-FPGA Architecture
Next, we discuss the method to determine the channel width of two layers. First, the channel width of the logic layer was set to an initial value by the EasyRouter. Then the area of the CB and SB of the logic layer was calculated and determined as the routing area. The tile area of the logic layer was the sum of the logic and routing areas. The channel width of the routing layer was calculated by allocating approximately the same routing area as the logic layer tile area. Therefore, the device structure was only determined by the channel width of the logic layer, whose minimum value was calculated by the EasyRouter CW exploring mode 4.1.
By dividing routing resources into two layers, we achieved a smaller tile. A smaller tile means a higher logic density, shorter routing wire, and faster signal transportation. Therefore, the routing performance could be improved. Moreover, the proposed 3D-FPGA was realistic, because the number of inter-layer connections within one tile was equal to the number of input and output pins of the LB. Compared to conventional the 3D-FPGA based on the 3D-SB, which required four times the number of channel width inter-layer connections, the proposed architecture significantly reduced the requirement for inter-layer connections.
Evaluation Conditions and Results
The process technology and CAD tools used in this evaluation were the same as Sect. 5.2. We simply define the delay of one vertical connection between logic layer and routing layer as the same delay of one segment wire. We successfully implemented the 3D-FPGA architecture on EasyRouter in a relatively short development time. The FPGA scale exploration was performed with the flow that we introduced in Sect. 4.1. The performance analysis was performed using the method that we described in Sect. 4.3. Figure 16 shows the evaluation results for the area. We can see that the proposed 3D-FPGA used half the package area of 2D-FPGA by allocating nets on two layers. This means the logic density had improved by about a factor of two. The critical path delay also improved about 4% on average, as shown in Fig. 17 . This is because the increased channel width has better routability, and the smaller tile has shorter routing wire length.
With this 3D-FPGA case study, we can say various architectures can be implemented on the EasyRouter framework within a relatively short development time. High accuracy area and delay performance analysis can also be per- formed with the proposed framework.
Conclusions
In this paper, we proposed a novel FPGA routing tool, EasyRouter, and an FPGA IP design flow that combines conventional FPGA design tools with VLSI CADs. EasyRouter facilitates easy modeling of new FPGA architectures without any limitations, which can significantly shorten the development cycle. EasyRouter can also automatically generate device HDL codes and configuration bitstream files of the implemented circuits that can be processed by VLSI CADs. With this design flow, accurate physical information as well as STA can be reported on when a new FPGA IP architecture is evaluated with reliable commercial VLSI CADs. For FPGA architectures that cannot be easily implemented with present VLSI process, EasyRouter provides a fast performance analysis flow, which improved delay accuracy 5.1 times than VPR on average. We have also evaluated the proposed FPGA design flow with three different devices to show its performance and expandability.
